

(Twice amended) 21. An article comprising: a storage medium, said storage medium having instructions stored thereon, said instructions, when executed, resulting in the capability to design the layout of an integrated circuit chip for fabrication, the integrated circuit chip including a gate array architecture, the gate array architecture comprising a plurality of N-type diffusion regions and P-type diffusion regions; said diffusion regions having partially overlying polysilicon landing sites[ to form], at least one forming both N-type and P-type transistors;

wherein the regions are relatively-sized to form two distinct transistor sizes, smaller N- and P-type transistors and larger N- and P-type transistors;

successive rows of small diffusion regions are followed by successive rows of regular-sized diffusion regions; and

immediately successive rows within similarly-sized diffusion regions have opposite polarity.

**Please add the following claims:**

27. An integrated circuit comprising: a gate array architecture;  
said gate array architecture including a semiconductor substrate having a plurality of N-type diffusion regions and P-type diffusion regions; said diffusion regions having partially overlying polysilicon landing sites, at least one forming both N-type and P-type transistors;

wherein the regions are relatively-sized to form two distinct transistor sizes, smaller N- and P-type transistors and larger N- and P-type transistors;

the relatively sized P-type diffusion regions being substantially adjacent;

successive rows of small diffusion regions are followed by successive rows of regular-sized diffusion regions; and

immediately successive rows within similarly-sized diffusion regions have opposite polarity.

28. The integrated circuit of claim 27, wherein the ratio between the two distinct transistor sizes is on the order of one-third.

29. The integrated circuit of claim 28, wherein the ratio between the capacitance of the larger and smaller relatively sized transistors is on the order of one-third.

30. The integrated circuit of claim 27, wherein said partially overlying polysilicon landings for the smaller and larger transistors are not connected.

31. The integrated circuit of claim 30, and further comprising an interconnect overlying said gate array architecture;

the interconnect being adapted to connect the transistors of the gate array architecture to form a flip-flop.

32. The integrated circuit of claim 31, wherein the interconnect is further adapted to connect the transistors of the gate array architecture so that the internal clock buffers of the flip-flop are formed from the smaller transistors.

33. The integrated circuit of claim 32, wherein said gate array architecture is repeated in said integrated circuit.

34. The integrated circuit of claim 32, wherein said integrated circuit is incorporated in a communications device.

35. The integrated circuit of claim 32, wherein said integrated circuit is attached to a motherboard.

36. The integrated circuit of claim 35, wherein said integrated circuit is incorporated in a personal computer.

37. The integrated circuit of claim 36, wherein said personal computer comprises one of a laptop and a desktop computer.

38. An article comprising: a storage medium, said storage medium having instructions stored thereon, said instructions, when executed, resulting in the capability to design the layout of an integrated circuit chip for fabrication, the integrated circuit chip including a gate array architecture, the gate array architecture comprising a plurality of N-type diffusion regions and P-type diffusion regions; said diffusion regions having partially overlying polysilicon landing sites, at least one forming both N-type and P-type transistors;

wherein the regions are relatively-sized to form two distinct transistor sizes, smaller N- and P-type transistors and larger N- and P-type transistors;

the relatively sized P-type diffusion regions being substantially adjacent;

successive rows of small diffusion regions are followed by successive rows of regular-sized diffusion regions; and

immediately successive rows within similarly-sized diffusion regions have opposite polarity.

39. The article of claim 38, wherein said instructions, when executed, result in the capability to design the layout of the gate array architecture, wherein the ratio between the two distinct transistor sizes is on the order of one-third.

40. The article of claim 39, wherein said instructions, when executed, result in the capability to design the layout of the gate array architecture, wherein said partially overlying polysilicon landings for the smaller and larger transistors are not connected.

41. The article of claim 40, wherein said instructions, when executed, result in the capability to design the layout of a metallization interconnect overlying said gate array architecture.

42. The article of claim 41, wherein said instructions, when executed, result in the capability to design the layout of a metallization interconnect overlying said gate array architecture, wherein said metallization interconnect couples the transistors of the gate array architecture to form a flip-flop.

43. The article of claim 42, wherein said instructions, when executed, result in the capability to design the layout of a metallization interconnect overlying said gate array architecture that connects the transistors of the gate array architecture so that the internal clock buffers of the flip-flop are formed from the smaller transistors.

#### REMARKS

The above-referenced CPA (hereinafter "application") has been reviewed in light of the Office Action, dated September 12, 2000, in which: claims 1-11 and 21-26 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Tran et al. (hereinafter "Tran"; U.S. Patent